## 12-Bit Rail-to-Rail Micropower DACs in SO-8

January 1995

#### **FEATURES**

- 12-Bit Resolution
- Buffered True Rail-to-Rail Voltage Output
- 3V Operation (LTC1453), I<sub>CC</sub>: 250µA Typ
- 5V Operation (LTC1451), I<sub>CC</sub>: 400µA Typ
- 3V to 5V Operation (LTC1452), I<sub>CC</sub>: 225µA Typ
- Built-In Reference: 2.048V (LTC1451) 1.220V (LTC1453)
- Multiplying Version (LTC1452)
- Power-On Reset
- \$0-8 Package
- Three-Wire Cascadable Serial Interface
- Maximum DNL Error: 0.5LSB
- Low Cost

#### **APPLICATIONS**

- Digital Calibration
- Industrial Process Control
- Automatic Test Equipment
- Cellular Telephones

#### DESCRIPTION

The LTC®1451/LTC1452/LTC1453 are complete single supply, rail-to-rail voltage output 12-bit digital-to-analog converters (DACs) in an SO-8 package. They include an output buffer amplifier and an easy-to-use three-wire cascadable serial interface.

The LTC1451 has an on-board reference of 2.048V and a full-scale output of 4.095V. It operates from a single 4.5V to 5.5V supply.

The LTC1452 is a multiplying DAC with a full-scale output of twice the reference input voltage. It operates from a single supply of 2.7V to 5.5V.


The LTC1453 has an on-board 1.22V reference and a fullscale output of 2.5V. It operates from a single supply of 2.7V to 5.5V.

The low power supply current makes the LTC1451 family ideal for battery-powered applications. The space saving 8-pin SO package and operation with no external components provide the smallest 12-bit DAC system available.


T, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION





#### Differential Nonlinearity vs Input Code



# ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> to GND	0.5V to 7.5V
TTL Input Voltage	0.5V to 7.5V
V <sub>OUT</sub>	
REF	$-0.5V$ to $V_{CC} + 0.5V$
Maximum Junction Temperature	65°C to 125°C

Operating Temperature Range	
Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

### PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PAR	S8 PART MARKING		
CLK 1 8 Vcc DIN 2 7 Vout CS/LD 3 6 REF	LTC1451CN8 LTC1452CN8	LTC1451CS8	1451C 1451I	
DOUT 4 5 GND  NB PACKAGE B-LEAD PLASTIC DIP  THUS = 125°C. Ru = 100°C/W (N)	LTC1453CN8 LTC1451IN8 LTC1452IN8	LTC1453CS8 LTC1451IS8 LTC1452IS8	1452C 1452I 1453C	
T <sub>JMAX</sub> = 125°C, 0 <sub>JA</sub> = 100°C/W (N) T <sub>JMAX</sub> = 125°C, 0 <sub>JA</sub> = 150°C/W (S)	LTC1453IN8	LTC1453IS8	14531	

Consult factory for Military grade parts.

## **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 4.5V to 5.5V (LTC1451), 2.7V to 5.5V (LTC1452/LTC1453), internal or external reference ( $V_{REF} \le V_{CC}/2$ ),  $V_{OUT}$  and REF unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DAC							
	Resolution		•	12			Bits
DNL	Differential Nonlinearity	Guaranteed Monotonic (Note 1)	•			±0.5	LSB
INL	Integral Nonlinearity	T <sub>A</sub> = 25°C (Note 1)	•	_		±3.5 ±4	LSB LSB
V <sub>OS</sub>	Offset Error	T <sub>A</sub> = 25°C	•			±12 ±18	mV mV
V <sub>OS</sub> TC	Offset Error Temperature Coefficient				±15		μV/°C
V <sub>FS</sub>	Full-Scale Voltage	When Using Internal Reference, LTC1451, T <sub>A</sub> = 25°C LTC1451	•	4.065 4.045	4.095 4.095	4.125 4.145	V
		External 2.048V Reference, V <sub>CC</sub> = 5V, LTC1452	•	4.075	4.095	4.115	V
		When Using Internal Reference, LTC1453, T <sub>A</sub> = 25°C LTC1453	•	2.470 2.460	2.500 2.500	2.530 2.540	V
V <sub>FS</sub> TC	Full-Scale Voltage Temperature Coefficient	When Using Internal Reference, LTC1451 When Using External 2.048V Reference, LTC1452 When Using Internal Reference, LTC1453			±0.10 ±0.02 ±0.10		LSB/°C LSB/°C LSB/°C

## **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 4.5V to 5.5V (LTC1451), 2.7V to 5.5V (LTC1452/LTC1453), internal or external reference ( $V_{REF} \le V_{CC}/2$ ),  $V_{OUT}$  and REF unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Reference	(LTC1451/LTC1453)						
_	Reference Output Voltage	LTC1451 LTC1453	•	2.008 1.195	2.048 1.220	2.088 1.245	V
	Reference Output Temperature Coefficient				±0.08		LSB/°C
	Reference Line Regulation		•		0.7	±2	LSB/V
	Reference Load Regulation	0 ≤ I <sub>OUT</sub> ≤ 100µA, LTC1451 LTC1453	•		0.2 0.6	±1.5 ±3	LSB LSB
	Reference Input Range	V <sub>REF</sub> ≤ V <sub>CC</sub> - 1.5V	•			V <sub>CC</sub> /2	V
	Reference Input Resistance		•	8	14	18	kΩ
	Reference Input Capacitance				15		pF
	Short-Circuit Current	REF Shorted to GND	•			80	mA
Power Su	pply						
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance, LTC1451 LTC1452 LTC1453	• • •	4.5 2.7 2.7		5.5 5.5 5.5	V V V
Icc	Supplý Current	$4.5V \le V_{CC} \le 5.5V$ (Note 4), LTC1451 $2.7V \le V_{CC} \le 5.5V$ (Note 4), LTC1452 $2.7V \le V_{CC} \le 5.5V$ (Note 4), LTC1453	•	300 120 150	400 225 250	620 350 500	μΑ μΑ μΑ
Op Amp D	OC Performance						
	Short-Circuit Current Low	V <sub>OUT</sub> Shorted to GND	•			100	mA
	Short-Circuit Current High	V <sub>OUT</sub> Shorted to V <sub>CC</sub>	•			120	mA
	Output Impedance to GND	Input Code = 0	•		40	120	Ω
AC Perlor	mance	<u> </u>					
	Voltage Output Slew Rate	(Note 2)	•	0.5	1.0		V/µs
	Voltage Output Settling Time	(Notes 2, 3) to ±0.5LSB			14		μs
	Digital Feedthrough				0.3		nV∙s
	AC Feedthrough	REF = 1kHz, 2V <sub>P-P</sub> , LTC1452			-95		dB
SINAD	Signal-to-Noise + Distortion	REF = 1kHz, 2V <sub>P-P</sub> , (Code: All 1s) LTC1452			85		dB
Digital I/C	) )			l			
V <sub>IH</sub>	Digital Input High Voltage	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	2.4 2.0			V
V <sub>IL</sub>	Digital Input Low Voltage	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•			0.8 0.6	V
V <sub>OH</sub>	Digital Output High Voltage	V <sub>CC</sub> = 5V, I <sub>OUT</sub> = -1 mA, D <sub>OUT</sub> Only, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	V <sub>CC</sub> - 1.0 V <sub>CC</sub> - 0.7			V
V <sub>OL</sub>	Digital Output Low Voltage	V <sub>CC</sub> = 5V, I <sub>OUT</sub> = 1mA, D <sub>OUT</sub> Only, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	0.4 0.4			V
I <sub>LEAK</sub>	Digital Input Leakage	V <sub>CC</sub> = 5V, V <sub>IN</sub> = GND to V <sub>CC</sub>	•			±10	μA
CIN	Digital Input Capacitance	Guaranteed by Design. Not Subject to Test.	•			10	pF



## **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 4.5V to 5.5V (LTC1451), 2.7V to 5.5V (LTC1452/LTC1453), internal or external reference ( $V_{REF} \le V_{CC}/2$ ),  $V_{OUT}$  and REF unloaded,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
Switching								
t <sub>1</sub>	D <sub>IN</sub> Valid to CLK Setup	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	40 60			ns	
t <sub>2</sub>	D <sub>IN</sub> Valid to CLK Hold	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	0			ns ns	
t <sub>3</sub>	CLK High Time	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	40 60			ns ns	
t <sub>4</sub>	CLK Low Time	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	40 60			ns ns	
t <sub>5</sub>	CS/LD Pulse Width	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	50 80			ns ns	
t <sub>6</sub>	LSB CLK to CS/LD	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	40 60		-	ns ns	
t <sub>7</sub>	CS/LD Low to CLK	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•	20 30			ns ns	
tg	D <sub>OUT</sub> Output Delay	C <sub>LOAD</sub> = 15pF, V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 3V, LTC1453	•			150 220	ns ns	
t <sub>9</sub>	CLK Low to CS/LD Low	V <sub>CC</sub> = 5V, LTC1451/LTC1452 V <sub>CC</sub> = 53V, LTC1453	•	20 30			ns ns	

The lacktriangle denotes specifications which apply over the full operating temperature range.


Note 1: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full scale).


Note 2: Load is  $5k\Omega$  in parallel with 100pF.


**Note 3:** DAC switched between all 1s and the code corresponding to  $V_{OS}$  for the part, i.e., LTC1451: code 18; LTC1453: code 30.

Note 4: Digital inputs at 0V or V<sub>CC</sub>.


## TYPICAL PERFORMANCE CHARACTERISTICS











#### TYPICAL PERFORMANCE CHARACTERISTICS




















#### PIN FUNCTIONS

CLK: The TTL Level Input for the Serial Interface Clock.

 $\mathbf{D_{IN}}$ : The TTL Level Input for the Serial Interface Data. Data on the  $\mathbf{D_{IN}}$  pin is latched into the shift register on the rising edge of the serial clock.

 $\overline{\text{CS}/\text{LD}}$ : The TTL Level Input for the Serial Interface Enable and Load Control. When  $\overline{\text{CS}/\text{LD}}$  is low the CLK signal is enabled, so the data can be clocked in. When  $\overline{\text{CS}/\text{LD}}$  is pulled high, data is loaded from the shift register into the DAC register, updating the DAC output.

**D**<sub>OUT</sub>: The Output of the Shift Register which Becomes Valid on the Rising Edge of the Serial Clock.


GND: Ground.

**REF:** The Output of the Internal Reference and the Input to the DAC Resistor Ladder. An external reference with voltage up to  $V_{CC}/2$  may be used for the LTC1452.


Vout: The Buffered DAC Output.

**V<sub>CC</sub>**: The Positive Supply Input.  $4.5V \le V_{CC} \le 5.5V$  (LTC1451),  $2.7 \le V_{CC} \le 5.5V$  (LTC1452/LTC1453). Requires a bypass capacitor to ground.

#### BLOCK DIAGRAM



## TIMING DIAGRAM



#### DEFINITIONS

**Resolution (n):** Resolution is defined as the number of digital input bits, n. It defines the number of DAC output states (2<sup>n</sup>) that divide the full-scale range. The resolution does not imply linearity.

Full-Scale Voltage (V<sub>FS</sub>): This is the output of the DAC when all bits are set to 1.

Voltage Offset Error (Vos): The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near OV resulting in the transfer curve shown in Figure 1.




Figure 1. Effect of Negative Offset

The offset of the part is measured at the code that corresponds to the maximum offset specification:

$$V_{OS} = V_{OUT} - [(Code \times V_{FS})/(2^n - 1)]$$

Least Significant Bit (LSB): One LSB is the ideal voltage difference between two successive codes.

LSB = 
$$(V_{FS} - V_{OS})/(2^n - 1) = (V_{FS} - V_{OS})/4095$$

#### Nominal LSBs:

LTC1451 LSB = 4.095V/4095 = 1mV LTC1452 LSB = V(REF)/4095 LTC1453 LSB = 2.5V/4095 = 0.610mV

Integral Nonlinearity (INL): End-point INL is the maximum deviation from a straight line passing through the end-points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below zero, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

INL =  $[V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(\text{code}/4095]/\text{LSB}$  $V_{OUT}$  = The output voltage of the DAC measured at the given input code

Differential Nonlinearity (DNL): DNL is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

DNL = 
$$(\Delta V_{OUT} - LSB)/LSB$$

ΔV<sub>OUT</sub> = The measured voltage difference between two adjacent codes

**Digital Feedthrough:** The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in nV × sec.

#### **OPERATION**

#### Serial Interface

The data on the  $D_{IN}$  input is loaded into the shift register on the rising edge of the clock. The MSB is loaded first. The DAC register loads the data from the shift register when  $\overline{CS}/LD$  is pulled high. The CLK is disabled internally when  $\overline{CS}/LD$  is high. Note: CLK must be low before  $\overline{CS}/LD$  is pulled low to avoid an extra internal clock pulse.

The buffered output of the 12-bit shift register is available on the  $D_{OUT}$  pin which swings from GND to  $V_{CC}$ .

Multiple LTC1451/LTC1452/LTC1453s may be daisy-chained together by connecting the  $D_{OUT}$  pin to the  $D_{IN}$  pin of the next chip, while the CLK and  $\overline{CS}/LD$  signals remain common to all chips in the daisy chain. The serial data is clocked to all of the chips, then the  $\overline{CS}/LD$  signal is pulled high to update all of them simultaneously.

#### Reference

The LTC1451 includes an internal 2.048V reference, making 1LSB equal to 1mV (gain of 2). The LTC1453 has an




internal reference of 1.22V with a full scale of 2.5V (gain of 2.05). The internal reference output is turned off when the pin is forced above the reference voltage, allowing an external reference to be connected to the reference pin. The LTC1452 has no internal reference and the REF pin must be driven externally. The buffer gain is 2, so the external reference must be less than  $V_{\rm CC}/2$  and be capable of driving the 8k minimum DAC resistor ladder.

## Voltage Output

The LTC1451 family's rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 300mV of the positive supply voltage or ground. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of  $40\Omega$  when driving a load to the rails. The output can drive 1000pF without going into oscillation.

#### TYPICAL APPLICATIONS



#### An Isolated 4mA to 20mA Process Controller Has 3.3V Minimum Loop Voltage

